Power Dissipation and Self-Heating in Few-Layered (FL) 2D Materials



(a) $I_{\rm D}-V_{\rm DS}$ output characteristics in 18-layer WSe₂ with different $V_{\rm g}$ calculated at room temperature (300 K). The color of square markers represents the rise in average device temperature $\Delta T_{\rm avg}$ at each $V_{\rm DS}$ and $V_{\rm g}$. Large square colored markers denote experimentally measured $I_{\rm D}$ and $\Delta T_{\rm avg}$ with $V_{\rm DS}$ at $V_{\rm g}$ equals 60 V. (b) Drain current per layer for different gate voltages $V_{\rm g}$ at $V_{\rm DS} = 60$ V. (c) Joule heating versus $V_{\rm DS}$ at different $V_{\rm g}$. The insets show Joule heating among layers at different $V_{\rm DS}$ and $V_{\rm g}$. (d) Thermal boundary conductance $G_{\rm i}$ (left *y*-axis) and thermal healing length $L_{\rm H}$ (right *y*-axis) of each layer in an 18-layer WSe₂ stack. (e) Temperature rise in each layer for different $V_{\rm g}$ at $V_{\rm DS}$ equal to 60 V. (f) Calculated (red curve) and measured (red circles) average temperature rises of the stack versus $V_{\rm DS}$ at $V_{\rm g}$ equal 60 V. The blue curve represents the average temperature rise if the heat removal was entirely cross-plane.

Owing to their ultrathin nature and absence of dangling bonds, TMDCs like tungsten di-selenide (WSe₂) show a great promise to be used as channel material in future nanoelectronic transistors. While monolayer TMDCs suffer from low mobility due to substrate impurities, mobility is found to improve by one to two orders of magnitude in their FL counterparts. Understanding heat dissipation from hotspots in such devices is critical to their development and implementation as next-generation electronic devices. To quantify the impact of self-heating, I developed a coupled electro-thermal model where the distribution of current and resultant heat dissipation among layers are calculated at first [J9]. Then by using a FL-thermal boundary conductance (TBC) model based on phonon dispersion calculated from first principles [J4,J6], which I co-developed with one of my lab members, layer-resolved temperature-rise and steady-state current are solved self-consistently. We found an unexpected current re-routing mechanism which prevents severe degradation of mobility and hence reduces the impact of self-heating. We showed that both mobility and TBC depend on number of layers, and hence there exists an optimal number of layers for best device performance. Our model predicted that heterostructure stacks with both strong electrostatic screening and substrate/interlayer coupling would be the most desirable candidates for transistor applications.